

Claims

What is claimed is:

1. A method of treating a semiconductor device, comprising:
5 providing a capacitor having a first plate, a dielectric over said first plate,
 and a first conductive layer over said dielectric; and
 exposing said first conductive layer to an N_2/H_2 plasma.
2. The method in claim 1, wherein said step of providing a capacitor comprises providing
10 an in-process capacitor; and said method further comprises a step of providing a second
 conductive layer over said first conductive layer.
3. The method in claim 2, further comprising a step of defining a top plate with said first
 conductive layer and said second conductive layer.
4. A method of passivating a conductive material, comprising:
 providing said conductive material, wherein said conductive material has an
 ability
 to associate with oxygen; and
 exposing said conductive material to a plasma.
5. The method in claim 4, wherein said step of exposing said conductive material to a
 plasma causes a reduction in said ability of said conductive material to associate with
 oxygen.
6. The method in claim 4, wherein said step of exposing said conductive material to a
 plasma comprises exposing said conductive material to a plasma containing a selection of
 nitrogen and hydrogen.

7. The method in claim 6, wherein said step of exposing said conductive material to a plasma containing nitrogen comprises exposing said conductive material to a plasma selected from a group consisting of an N₂/H₂ plasma, an N₂ plasma, an H₂ plasma, an NH₃ plasma, and mixtures thereof.

8. The method in claim 7, wherein said step of exposing said conductive material to a plasma containing nitrogen comprises exposing said conductive material to an N₂/H₂ plasma under parameters including:

- a temperature ranging from about 150 to about 600 degrees Celsius;
- an H₂ gas flow of about 50 to about 2000 sccm;
- an N₂ gas flow of about 5 to about 1000 sccm;
- an Ar gas flow of about 200 to about 2000 sccm;
- an RF power ranging from about 50 to about 1000W;
- a pressure ranging from about 1 millitorr to about 10 torr; and
- a process time ranging from about 10 seconds to about 240 seconds.

9. The method in claim 7, wherein said step of exposing said conductive material to a plasma containing nitrogen comprises exposing said conductive material to an NH₃ plasma under parameters including:

- a temperature ranging from about 150 to about 600 degrees Celsius;
- an NH₃ gas flow of about 5 to about 1000 sccm;
- an Ar gas flow of about 200 to about 2000 sccm;
- an RF power ranging from about 50 to about 1000W;
- a pressure ranging from about 1 millitorr to about 10 torr; and
- a process time no greater than about 500 seconds.

10. A method of affecting a surface of a conductive layer included as part of a capacitor plate, comprising:

- introducing an oxygen-free material to said conductive layer of said capacitor; and
- passivating said surface with said oxygen-free material.

11. The method in claim 10, wherein said step of introducing an oxygen-free material comprises introducing a gas containing said oxygen-free material.

5 12. The method in claim 11, wherein said step of introducing a gas comprises introducing a generally un-ionized gas.

13. The method in claim 12, wherein said step of introducing a generally un-ionized gas comprises providing a nitrogen-free gas.

10

14. The method in claim 12, wherein said step of introducing a generally un-ionized gas comprises providing a gas selected from a group consisting of ammonia, diborane, phosphine, hydrazine, monomethylhydrazine, carbon tetrafluoride, CHF_3 , HCl , boron trichloride, carbon-silicon compounds, and mixtures thereof.

15

15. The method in claim 14, wherein said step of introducing a generally un-ionized gas comprises providing a gas selected from a group consisting of ammonia, diborane, phosphine, hydrazine, monomethylhydrazine, carbon tetrafluoride, CHF_3 , HCl , boron trichloride, methylsilane, hexamethyldisilane, hexamethyldisilazane, and mixtures thereof.

20

16. The method in claim 15, wherein said step of passivating said surface comprises exposing said surface to an ammonia gas under parameters including:

25

- a temperature ranging from about 150 to about 600 degrees Celsius;
- an ammonia gas flow of about 5 to about 1000 sccm;
- an Ar gas flow of about 200 to about 2000 sccm;
- a pressure ranging from about 50 millitorr to about 1 atmosphere; and
- a process time no greater than about 500 seconds.

30 17. A method of forming a capacitor, comprising:

providing a first conductive layer in a first environment;
exposing said first conductive layer to a passivation gas; and
depositing a second conductive layer over said first conductive layer.

5

10

15

20

25

30

30

[illegible]

25. A method of forming a conductive line over a substrate, comprising:
depositing a conductive plug over said substrate;
depositing a nitride over said plug in an ambient atmosphere, wherein said nitride
5 has a surface bond;
treating said surface bond; and
depositing a metal over said nitride.

26. The method in claim 25, wherein said step of treating said surface bond comprises
10 treating said surface bond before said step of depositing a metal.

27. The method in claim 26, wherein said step of treating said surface bond further
comprises treating said surface bond in said ambient atmosphere.

28. The method in claim 27, wherein said step of treating said surface bond further
15 comprises treating said surface bond in a reducing atmosphere.

29. The method in claim 28, wherein said step of treating said surface bond further
20 comprises inhibiting an ability of said nitride to adsorb oxygen.

30. A damascene process, comprising:
depositing a first layer of insulation over a substrate;
etching a first hole in said first layer of insulation;
filling said first hole with a metal;
25 depositing a second layer of insulation over said first layer of insulation;
etching a second hole in said second layer of insulation and over said first hole;
providing an interface layer over said metal and within said second hole; and
exposing said interface layer to a nitrogen/hydrogen plasma.

30 31. A semiconductor process, comprising:

056666 117608 117609 117610 117611 117612 117613 117614 117615 117616 117617 117618 117619 117620 117621 117622 117623 117624 117625 117626 117627 117628 117629 117630 117631 117632 117633 117634 117635 117636 117637 117638 117639 117640 117641 117642 117643 117644 117645 117646 117647 117648 117649 117650 117651 117652 117653 117654 117655 117656 117657 117658 117659 117660 117661 117662 117663 117664 117665 117666 117667 117668 117669 117670 117671 117672 117673 117674 117675 117676 117677 117678 117679 117680 117681 117682 117683 117684 117685 117686 117687 117688 117689 117690 117691 117692 117693 117694 117695 117696 117697 117698 117699 117700 117701 117702 117703 117704 117705 117706 117707 117708 117709 117710 117711 117712 117713 117714 117715 117716 117717 117718 117719 117720 117721 117722 117723 117724 117725 117726 117727 117728 117729 117730 117731 117732 117733 117734 117735 117736 117737 117738 117739 117740 117741 117742 117743 117744 117745 117746 117747 117748 117749 117750 117751 117752 117753 117754 117755 117756 117757 117758 117759 117760 117761 117762 117763 117764 117765 117766 117767 117768 117769 117770 117771 117772 117773 117774 117775 117776 117777 117778 117779 117780 117781 117782 117783 117784 117785 117786 117787 117788 117789 117790 117791 117792 117793 117794 117795 117796 117797 117798 117799 117800 117801 117802 117803 117804 117805 117806 117807 117808 117809 117810 117811 117812 117813 117814 117815 117816 117817 117818 117819 117820 117821 117822 117823 117824 117825 117826 117827 117828 117829 117830 117831 117832 117833 117834 117835 117836 117837 117838 117839 117840 117841 117842 117843 117844 117845 117846 117847 117848 117849 117850 117851 117852 117853 117854 117855 117856 117857 117858 117859 117860 117861 117862 117863 117864 117865 117866 117867 117868 117869 117870 117871 117872 117873 117874 117875 117876 117877 117878 117879 117880 117881 117882 117883 117884 117885 117886 117887 117888 117889 117890 117891 117892 117893 117894 117895 117896 117897 117898 117899 117900 117901 117902 117903 117904 117905 117906 117907 117908 117909 117910 117911 117912 117913 117914 117915 117916 117917 117918 117919 117920 117921 117922 117923 117924 117925 117926 117927 117928 117929 117930 117931 117932 117933 117934 117935 117936 117937 117938 117939 117940 117941 117942 117943 117944 117945 117946 117947 117948 117949 117950 117951 117952 117953 117954 117955 117956 117957 117958 117959 117960 117961 117962 117963 117964 117965 117966 117967 117968 117969 117970 117971 117972 117973 117974 117975 117976 117977 117978 117979 117980 117981 117982 117983 117984 117985 117986 117987 117988 117989 117990 117991 117992 117993 117994 117995 117996 117997 117998 117999 118000 118001 118002 118003 118004 118005 118006 118007 118008 118009 118010 118011 118012 118013 118014 118015 118016 118017 118018 118019 118020 118021 118022 118023 118024 118025 118026 118027 118028 118029 118030 118031 118032 118033 118034 118035 118036 118037 118038 118039 118040 118041 118042 118043 118044 118045 118046 118047 118048 118049 118050 118051 118052 118053 118054 118055 118056 118057 118058 118059 118060 118061 118062 118063 118064 118065 118066 118067 118068 118069 118070 118071 118072 118073 118074 118075 118076 118077 118078 118079 118080 118081 118082 118083 118084 118085 118086 118087 118088 118089 118090 118091 118092 118093 118094 118095 118096 118097 118098 118099 118100 118101 118102 118103 118104 118105 118106 118107 118108 118109 118110 118111 118112 118113 118114 118115 118116 118117 118118 118119 118120 118121 118122 118123 118124 118125 118126 118127 118128 118129 118130 118131 118132 118133 118134 118135 118136 118137 118138 118139 118140 118141 118142 118143 118144 118145 118146 118147 118148 118149 118150 118151 118152 118153 118154 118155 118156 118157 118158 118159 118160 118161 118162 118163 118164 118165 118166 118167 118168 118169 118170 118171 118172 118173 118174 118175 118176 118177 118178 118179 118180 118181 118182 118183 118184 118185 118186 118187 118188 118189 118190 118191

5

10

15

20

25

depositing a first conductive layer having a surface;
incorporating an oxygen-free material into said surface;
depositing a second conductive layer on said surface; and
exposing said second conductive layer to a thermal process.

30

said step of depositing a first conductive layer comprises depositing a capacitor plate;

said method further comprises depositing an insulator over said second conductive

layer; and

said step of exposing said second conductive layer to a thermal process comprises flowing said insulator.

38. The method in claim 36, wherein:

said step of depositing a first conductive layer comprises depositing a plug; and

said step of exposing said second conductive layer to a thermal process comprises flowing said second conductive layer.

39. The method in claim 36, wherein said step of exposing said second conductive layer to a thermal process comprises exposing said second conductive layer to an alloy process.

40. A method of constructing a multi-layered device, comprising:

providing a first conductive layer in a first environment;

protecting said first conductive layer from oxygen association, wherein said protecting step is accomplished with a second environment formed of a gas selected from a group consisting of:

a plasma,

a non-ionized gas,

a nitrogen-containing gas,

a nitrogen-free gas,

an *in situ* gas,

an *ex situ* gas, and

combinations thereof; and

providing a second conductive layer on said first conductive layer.

41. A method of processing a semiconductor device, comprising:

depositing a first conductive material;
introducing said first conductive material to a nitrogen-containing plasma;
depositing a second conductive material over said first conductive material; and
5 exposing said first conductive material and said second conductive material to a thermal process.

42. The method in claim 41, wherein said step of exposing said first conductive material and said second conductive material to a thermal process further comprises developing an
10 oxide between said first conductive material and said second conductive material, wherein said oxide is less than 10 angstroms thick.

sub B2 43. A method of passivating a multilayer conductive structure, comprising:

layering a first conductive material;
15 introducing a selection of N_2/H_2 , N_2 , and NH_3 gas to said first conductive material;
releasing nitrogen from said gas with electromagnetic energy; and
layering a second conductive material over said first conductive material.

44. The method in claim 43, wherein said step of releasing nitrogen from said gas with
20 electromagnetic energy comprises directing ultraviolet light toward said gas.

45. A method of treating a wafer, comprising:

depositing a first conductive layer onto said wafer;
exposing said wafer in situ to a reducing environment; and
25 depositing a second conductive layer.

46. The method in claim 45, wherein said step of exposing said wafer in situ to a reducing environment comprises exposing said wafer to silane gas.

47. The method in claim 46, further comprising a step of exposing said wafer in situ to an N_2/H_2 plasma prior to said step of depositing a second conductive layer.

48. The method in claim 47, wherein said step of exposing said wafer in situ to an N_2/H_2 plasma comprises exposing said wafer in situ to said N_2/H_2 plasma prior to said step of exposing said wafer to silane gas.

49. A method of processing a wafer, comprising:
depositing a first conductive layer having a grain boundary; and
associating a non-oxygen material with said grain boundary by exposing said first conductive layer to a selection consisting of:

an N_2/H_2 plasma,
an N_2 plasma,
an H_2 plasma,
an NH_3 plasma,
an NH_3 non-plasma gas,
a silane gas, and
a combination thereof.

50. The method in claim 49, wherein said step of depositing a first conductive layer further comprises depositing a tungsten nitride layer.

51. The method in claim 50, further comprising a step of depositing a second conductive layer over said first conductive layer.

52. The method in claim 50, further comprising a step of depositing a dielectric over said first conductive layer.

53. The method in claim 52, further comprising:
depositing a second conductive layer over said dielectric; and

exposing said second conductive layer to a selection consisting of:

- an N_2/H_2 plasma,
- an N_2 plasma,
- an H_2 plasma,
- an NH_3 plasma,
- an NH_3 non-plasma gas,
- a silane gas, and
- a combination thereof.

54. A method of forming a semiconductor device, comprising:
providing a first conductive layer; and
preventing at least some oxygen from migrating in relation to said first conductive layer.

55. The method in claim 54, wherein said method further comprises providing a dielectric onto said first conductive layer; and wherein said step of preventing at least some oxygen from migrating comprises preventing at least some oxygen from migrating from said dielectric to said first conductive layer.

56. The method in claim 54, wherein said method further comprises providing a second conductive layer onto said first conductive layer; and wherein said step of preventing at least some oxygen from migrating comprises preventing at least some oxygen from migrating from said first conductive layer to said second conductive layer.

57. A semiconductor device, comprising:
a substrate;
a first conductive layer over said substrate;
a dielectric over said substrate;
a second conductive layer over said first conductive layer; and
a non-oxygen material between said first conductive layer and said second

conductive layer.

58. The semiconductor device of claim 57, wherein:

said dielectric is over said first conductive layer;

said second conductive layer is over said dielectric; and

said non-oxygen material is between said first conductive layer and said dielectric.

59. The semiconductor device of claim 57, wherein said first conductive layer is over said dielectric.

60. The semiconductor device of claim 59, further comprising a third conductive layer between said substrate and said dielectric.

61. A capacitor, comprising:

a bottom plate comprising tungsten nitride and having a surface;
nitrogen at said surface;

a dielectric comprising tantalum pentoxide over said surface; and
a top plate over said dielectric.

62. A capacitor, comprising:

a first plate;

a dielectric over said first plate; and

a second plate over said dielectric, comprising:

a first non-polysilicon conductive layer over said dielectric, and

a second conductive layer over said first non-polysilicon conductive layer.

63. The capacitor in claim 62, wherein said dielectric contains oxygen; wherein said first non-polysilicon conductive layer contains nitrogen; and wherein said second conductive layer comprises polysilicon.

64. The capacitor in claim 63, wherein:

said dielectric layer consists of a selection from tantalum pentoxide and barium
strontium titanate; and

said first non-polysilicon conductive layer consists of a selection from tungsten
nitride and tantalum nitride.

65. The capacitor in claim 64, wherein said second plate comprises an oxygen-free
second plate.

66. The capacitor in claim 64, wherein said second plate comprises an oxide layer
between said first non-polysilicon conductive layer and said second conductive layer,
wherein said oxide layer is less than 10 angstroms thick.

67. The capacitor in claim 64, wherein said first non-polysilicon conductive layer and
said second conductive layer are less than 10 angstroms apart and are separated by a
silicon dioxide layer.

68. A pair of series-coupled capacitors, comprising:

a first conductive layer;

a dielectric over said first conductive layer;

a second conductive layer over said dielectric;

a third conductive layer less than 10 angstroms over said second conductive layer;

and

an oxide of said third conductive layer between said second conductive layer and
said third conductive layer.

69. The pair of series-coupled capacitors in claim 68, wherein said first conductive layer,
said dielectric, and said second conductive layer define a first capacitor; and wherein said
second conductive layer, said oxide, and said third conductive layer define a second
capacitor.

70. A semiconductor device, comprising:
a conductive line;
a plug under said conductive line; and
an interposing layer between said conductive line and said plug and comprising a
non-oxygen stuffing material.

71. The semiconductor device in claim 70, wherein said interposing layer comprises
grain boundaries and nitrogen between said grain boundaries.

72. The semiconductor device in claim 71, further comprising an oxide between said
interposing layer and said conductive line.

73. An in-process device, comprising:
a substrate; and
a conductive layer over said substrate and having a surface stuffed with a non-
oxygen material.

74. The in-process device of claim 73, wherein said surface is a nitrogen-stuffed surface.

75. The device in claim 74, wherein said surface is contacting an oxygen molecule.

add
B27

Add
C4

ADD
D5

add
F1